


- ## GL502VM Block Diagram



Year	Month	Day	Time	Location	Activity	Notes
2023	Jan	1	08:00	Room 101	Math	
2023	Jan	2	08:00	Room 101	Math	
2023	Jan	3	08:00	Room 101	Math	
2023	Jan	4	08:00	Room 101	Math	
2023	Jan	5	08:00	Room 101	Math	
2023	Jan	6	08:00	Room 101	Math	
2023	Jan	7	08:00	Room 101	Math	
2023	Jan	8	08:00	Room 101	Math	
2023	Jan	9	08:00	Room 101	Math	
2023	Jan	10	08:00	Room 101	Math	
2023	Jan	11	08:00	Room 101	Math	
2023	Jan	12	08:00	Room 101	Math	
2023	Jan	13	08:00	Room 101	Math	
2023	Jan	14	08:00	Room 101	Math	
2023	Jan	15	08:00	Room 101	Math	
2023	Jan	16	08:00	Room 101	Math	
2023	Jan	17	08:00	Room 101	Math	
2023	Jan	18	08:00	Room 101	Math	
2023	Jan	19	08:00	Room 101	Math	
2023	Jan	20	08:00	Room 101	Math	
2023	Jan	21	08:00	Room 101	Math	
2023	Jan	22	08:00	Room 101	Math	
2023	Jan	23	08:00	Room 101	Math	
2023	Jan	24	08:00	Room 101	Math	
2023	Jan	25	08:00	Room 101	Math	
2023	Jan	26	08:00	Room 101	Math	
2023	Jan	27	08:00	Room 101	Math	
2023	Jan	28	08:00	Room 101	Math	
2023	Jan	29	08:00	Room 101	Math	
2023	Jan	30	08:00	Room 101	Math	
2023	Jan	31	08:00	Room 101	Math	
2023	Feb	1	08:00	Room 101	Math	
2023	Feb	2	08:00	Room 101	Math	
2023	Feb	3	08:00	Room 101	Math	
2023	Feb	4	08:00	Room 101	Math	
2023	Feb	5	08:00	Room 101	Math	
2023	Feb	6	08:00	Room 101	Math	
2023	Feb	7	08:00	Room 101	Math	
2023	Feb	8	08:00	Room 101	Math	
2023	Feb	9	08:00	Room 101	Math	
2023	Feb	10	08:00	Room 101	Math	
2023	Feb	11	08:00	Room 101	Math	
2023	Feb	12	08:00	Room 101	Math	
2023	Feb	13	08:00	Room 101	Math	
2023	Feb	14	08:00	Room 101	Math	
2023	Feb	15	08:00	Room 101	Math	
2023	Feb	16	08:00	Room 101	Math	
2023	Feb	17	08:00	Room 101	Math	
2023	Feb	18	08:00	Room 101	Math	
2023	Feb	19	08:00	Room 101	Math	
2023	Feb	20	08:00	Room 101	Math	
2023	Feb	21	08:00	Room 101	Math	
2023	Feb	22	08:00	Room 101	Math	
2023	Feb	23	08:00	Room 101	Math	
2023	Feb	24	08:00	Room 101	Math	
2023	Feb	25	08:00	Room 101	Math	
2023	Feb	26	08:00	Room 101	Math	
2023	Feb	27	08:00	Room 101	Math	
2023	Feb	28	08:00	Room 101	Math	
2023	Mar	1	08:00	Room 101	Math	
2023	Mar	2	08:00	Room 101	Math	
2023	Mar	3	08:00	Room 101	Math	
2023	Mar	4	08:00	Room 101	Math	
2023	Mar	5	08:00	Room 101	Math	
2023	Mar	6	08:00	Room 101	Math	
2023	Mar	7	08:00	Room 101	Math	
2023	Mar	8	08:00	Room 101	Math	
2023	Mar	9	08:00	Room 101	Math	
2023	Mar	10	08:00	Room 101	Math	
2023	Mar	11	08:00	Room 101	Math	
2023	Mar	12	08:00	Room 101	Math	
2023						

[illegible]

Day 2001		
Activity	Time	Notes
1. Morning	8:00 - 12:00	
2. Afternoon	12:00 - 5:00	
3. Evening	5:00 - 9:00	
4. Night	9:00 - 12:00	
5. Morning	8:00 - 12:00	
6. Afternoon	12:00 - 5:00	
7. Evening	5:00 - 9:00	
8. Night	9:00 - 12:00	
9. Morning	8:00 - 12:00	
10. Afternoon	12:00 - 5:00	
11. Evening	5:00 - 9:00	
12. Night	9:00 - 12:00	

calculus with a new function defined

Detailed description of the activity	Activity	Duration	Cost
1. Preparation of the project plan	Project planning	10	100
2. Identification of project goals	Project planning	10	100
3. Identification of project goals	Project planning	10	100
4. Identification of project goals	Project planning	10	100
5. Identification of project goals	Project planning	10	100
6. Identification of project goals	Project planning	10	100
7. Identification of project goals	Project planning	10	100
8. Identification of project goals	Project planning	10	100
9. Identification of project goals	Project planning	10	100
10. Identification of project goals	Project planning	10	100
11. Identification of project goals	Project planning	10	100
12. Identification of project goals	Project planning	10	100
13. Identification of project goals	Project planning	10	100
14. Identification of project goals	Project planning	10	100
15. Identification of project goals	Project planning	10	100

Activity	Cost
Project planning	1000
Project planning	1000
Project planning	1000
Project planning	1000
Project planning	1000

2004-2005 (2004-2005)				
Country	Year	Value	Unit	Source
Algeria	2004	1.00	1000	World Bank
Algeria	2005	1.00	1000	World Bank
Algeria	2006	1.00	1000	World Bank
Algeria	2007	1.00	1000	World Bank
Algeria	2008	1.00	1000	World Bank
Algeria	2009	1.00	1000	World Bank
Algeria	2010	1.00	1000	World Bank
Algeria	2011	1.00	1000	World Bank
Algeria	2012	1.00	1000	World Bank
Algeria	2013	1.00	1000	World Bank
Algeria	2014	1.00	1000	World Bank
Algeria	2015	1.00	1000	World Bank
Algeria	2016	1.00	1000	World Bank
Algeria	2017	1.00	1000	World Bank
Algeria	2018	1.00	1000	World Bank
Algeria	2019	1.00	1000	World Bank
Algeria	2020	1.00	1000	World Bank
Algeria	2021	1.00	1000	World Bank
Algeria	2022	1.00	1000	World Bank
Algeria	2023	1.00	1000	World Bank
Algeria	2024	1.00	1000	World Bank
Algeria	2025	1.00	1000	World Bank
Algeria	2026	1.00	1000	World Bank
Algeria	2027	1.00	1000	World Bank
Algeria	2028	1.00	1000	World Bank
Algeria	2029	1.00	1000	World Bank
Algeria	2030	1.00	1000	World Bank
Algeria	2031	1.00	1000	World Bank
Algeria	2032	1.00	1000	World Bank
Algeria	2033	1.00	1000	World Bank
Algeria	2034	1.00	1000	World Bank
Algeria	2035	1.00	1000	World Bank
Algeria	2036	1.00	1000	World Bank
Algeria	2037	1.00	1000	World Bank
Algeria	2038	1.00	1000	World Bank
Algeria	2039	1.00	1000	World Bank
Algeria	2040	1.00	1000	World Bank
Algeria	2041	1.00	1000	World Bank
Algeria	2042	1.00	1000	World Bank
Algeria	2043	1.00	1000	World Bank
Algeria	2044	1.00	1000	World Bank
Algeria	2045	1.00	1000	World Bank
Algeria	2046	1.00	1000	World Bank
Algeria	2047	1.00	1000	World Bank
Algeria	2048	1.00	1000	World Bank
Algeria	2049	1.00	1000	World Bank
Algeria	2050	1.00	1000	World Bank
Algeria	2051	1.00	1000	World Bank
Algeria	2052	1.00	1000	World Bank
Algeria	2053	1.00	1000	World Bank
Algeria	2054	1.00	1000	World Bank
Algeria	2055	1.00	1000	World Bank
Algeria	2056	1.00	1000	World Bank
Algeria	2057	1.00	1000	World Bank
Algeria	2058	1.00	1000	World Bank
Algeria	2059	1.00	1000	World Bank
Algeria	2060	1.00	1000	World Bank
Algeria	2061	1.00	1000	World Bank
Algeria	2062	1.00	1000	World Bank
Algeria	2063	1.00	1000	World Bank
Algeria	2064	1.00	1000	World Bank
Algeria	2065	1.00	1000	World Bank
Algeria	2066	1.00	1000	World Bank
Algeria	2067	1.00	1000	World Bank
Algeria	2068	1.00	1000	World Bank
Algeria	2069	1.00	1000	World Bank
Algeria	2070	1.00	1000	World Bank
Algeria	2071	1.00	1000	World Bank
Algeria	2072	1.00	1000	World Bank
Algeria	2073	1.00	1000	World Bank
Algeria	2074	1.00	1000	World Bank
Algeria	2075	1.00	1000	World Bank
Algeria	2076	1.00	1000	World Bank
Algeria	2077	1.00	1000	World Bank
Algeria	2078	1.00	1000	World Bank
Algeria	2079	1.00	1000	World Bank
Algeria	2080	1.00	1000	World Bank
Algeria	2081	1.00	1000	World Bank
Algeria	2082	1.00	1000	World Bank
Algeria	2083	1.00	1000	World Bank
Algeria	2084	1.00	1000	World Bank
Algeria	2085	1.00	1000	World Bank
Algeria	2086	1.00	1000	World Bank
Algeria	2087	1.00	1000	World Bank
Algeria	2088	1.00	1000	World Bank
Algeria	2089	1.00	1000	World Bank
Algeria	2090	1.00	1000	World Bank
Algeria	2091	1.00	1000	World Bank
Algeria	2092	1.00	1000	World Bank
Algeria	2093	1.00	1000	World Bank
Algeria	2094	1.00	1000	World Bank
Algeria	2095	1.00	1000	World Bank
Algeria	2096	1.00	1000	World Bank
Algeria	2097	1.00	1000	World Bank
Algeria	2098	1.00	1000	World Bank
Algeria	2099	1.00	1000	World Bank
Algeria	2100	1.00	1000	World Bank

[illegible][illegible]


PCIEG



EDS 544924
table 2-17

R0.1-25






Display







Main Board





CFG




Main Board




DDR_VTT_CTRL:
System Memory Power Gate Control:
Disables the platform memory VTT regulator
in C8 and deeper and S3.
Ref:544924 544924 Skylake RDS Vol 1 Rev0.9.pdf P.126






OPC Power Rails


Main Board




+1.0V_VCC99/+1.0V_VCC99L
DECAPS Place Back Side (TOP)




+VCCIO DECAPS Place Back Side (TOP)





+VCCIO DECAPS Place Back Side (TOP)



+VCCIO_CLK DECAPS Place Back Side (TOP)





+VCCSA DECAPS Place Back Side (TOP)



Volume Segment
+VCCIO is supplied +1.0V5 (shared with +VCC99G)

For W/GT3/GT4 CPU





VCC_SENSE AG37 P_VCCCORE_VCCSENSE_500HM

VSS_SENSE AG38 P_VCCCORE_VSSSENSE_500HM





80
80












+VCCORE DECAPS Place Back Side (TOP)




+VCCGT DECAPS Place Back Side (TOP)

Main Board





SODIMM CHB-DIMM0 TOP H4.0mm STD (J1601)



SO-DIMMs that do not support ECC (x64 only) will use the SPD with EVENT# not wired.
SO-DIMMs that support ECC (x72) will use a combined SPD/Thermal Sensor with EVENT# wired.

EVENT# ON ECC DIMM: KEEP A PULL UP IF NO PIN IN PCM

Main Board






Figure 4-27. SKL H DDR4/DDR4-RS x8 Memory Down V_{REF_CA} Overview




SO-DIMM0 V_{ref}


Main Board





SKL H DDR4/DDR4-RS SO-DIMM V_{REF_CA} Overview




SO-DIMM1 V_{ref}




Main Board



System support Wake +VCC3V3_5X
power connection to +3V5



HD Audio




SDA_500K (50-50K PULS voltage divider)
Right: 50K, Left: 50K (500K)
Right: 50K, Left: 50K (500K)

AC2_500K:
(1) 50K
Internal PD 200 ohm
VDDIO_50K, VDDIO_45K, 3, 3V
(2) AC2_50K:
VDDIO_50K, 3V, VDDIO_45K, 3, 3V


AC2_500K is a signal used for flash
SDA_500K is a signal used for flash
SDA_500K is a signal used for flash
SDA_500K is a signal used for flash

Main Source	1st SW	2nd SW	3rd SW	4th
+VCCBAT	+VCCBAT	+VCCBAT	+VCCBAT	
AC_SAT_5V2	+1.2V	+1.2V	+1.2V	
	+VCCBAT	+VCCBAT	+VCCBAT	
	+VCCBAT	+VCCBAT	+VCCBAT	




RTC battery




USE RTC Battery
PIN: 08100-00020300 BA-TL4 CR2032 3V/220MAH
PIN: 08100-00020400 BA-TL4 CR2032 3V/220MAH







Power failure solution (S0→G3.S5→G3):




SMBUS



Power failure solution (S0→G3.S5→G3):



Main Board



PCIe Setting

GL502VM PCIe/SATA Function define
Skylake IMC70

IOID	IOID Capabilities	Function	SEC
00	PCIE0 (From GPU)	GPU	SEC0
01	USER00	USB0	
02	USER00 / SACK01		
03	USER00 / SACK02		
04	USER00		
05	USER00	USB0	
06	USER00	USB0	
07	USER00 / PCIE00	CardReader, USB3	SEC1
08	USER00 / PCIE00		SEC2
09	PCIE00	WLAN	SEC3
10	PCIE00 / GBE	GLAN	SEC4
11	PCIE00 / GBE		SEC5
12	PCIE00		
13	PCIE00	TBT	
14	PCIE00		
15	PCIE00 / SATA00 / GBE		
16	PCIE00 / SATA01	PCIe M.2 SSD	SEC6
17	PCIE01	SATA SSD	
18	PCIE02 / GBE		
19	PCIE03 / SATA00 / GBE		
20	PCIE04 / SATA01		
21	PCIE05 / SATA02		
22	PCIE06 / SATA03	1st HDD	
23			
24			
25			
26			



USB Setting

GL502VM USB Function define
Skylake IMC70

USB 2.0	Function	USB 3.0	Function
USB2_01	USB3.0 MIO Port0	USB3_01	MIO USB3.0
USB2_02	USB3.0 MIO Port1	USB3_02	
USB2_03		USB3_03	
USB2_04	Camera	USB3_04	
USB2_05	USB3.0 IO Ports	USB3_05	USB3.0 IO Ports
USB2_06	USB3.0 IO Ports	USB3_06	USB3.0 IO Ports
USB2_07	CardReader	USB3_07	Card reader
USB2_08	W-Lan	USB3_08	
USB2_09	BT		
USB2_10			
USB2_11			
USB2_12			


NS01VM PCIe/SATA Function define

PCIe-01	Function	PCIe-13 (SATA-00)	Function	CLAREQ-0	Function
PCIe-02		PCIe-14 (SATA-10)	GPU	CLAREQ-1	
PCIe-03	WLAN	PCIe-15 (SATA-11)		CLAREQ-2	
PCIe-04	GLAN	PCIe-16 (SATA-12)	HDD	CLAREQ-3	WLAN
PCIe-05	TBT AR	PCIe-17 (SATA-13)		CLAREQ-4	GLAN
PCIe-06	TBT AR	PCIe-18 (SATA-14)		CLAREQ-5	TBT AR
PCIe-07	TBT AR	PCIe-19 (SATA-15)		CLAREQ-6	PCIe SSD
PCIe-08	TBT AR	PCIe-20 (SATA-16)		CLAREQ-7	
PCIe-09 (SATA-00)	PCIe SSD			CLAREQ-8	
PCIe-10 (SATA-10)	PCIe SSD			CLAREQ-9	
PCIe-11	PCIe SSD			CLAREQ-10-15	
PCIe-12	PCIe SSD				




XTAL 2.4MHz


R12_15 TXC Suggest







RTC CRYSTAL 32.768KHz



DGPU CLKReq#



PCH CLKREQ Setting:




R1.1-05 R0.1-43




Main Board


```
HPD0 to DP
HPD1 to HDMI
HPD2 to TBT
HPD3 to VGA
HPD4 to EDP Panel
```


$$\overline{REV} = \langle REV \rangle$$




Main Board










For USB3.1 Legacy support




Main Board



	micron (8Gb)	samsung (8Gb)		
	8011-0000000 8011-0000000 1.2V 8011-0000000 1.2V 8011-0000000 1.2V	8011-0000000 8011-0000000 1.2V 8011-0000000 1.2V 8011-0000000 1.2V		
SDMM_SEL0	L	L		
SDMM_SEL1	L	L		
SDMM_SEL2	L	R		





Main Board




Main Board

SPI Power




1st SPI ROM


Main: 05006-00010500 (fixed quad bit)



System Management Interface







SMBus Interface












CPU,VGA Thermal Sensor
Power Thermal Sensor

VL1.0-09






STE Version	ASUP 9/16
8995V0-128/128	8995V0-128/128




Reset Circuit

Pull up +3VSG through R7507 (10kOhm => 100kOhm)
When +3VSG ready, R7507 (10kOhm) and R5006 (7.5kOhm) will be in parallel.
The CPU temperature point is protected ahead of time.
Increasing R7507 value can reduce to affect R5006.



Battery embedded (press pwr_sw 10sec, then reset ec)




EC power off solution:
Solution1 Mount R3206, D3201/ Unmount R3216
Solution2 Mount R3206/R3216/ Unmount D3201- for reserved 0402 footprint

B1_2-65
-Signal Name-

Main Board

The distance from U3301.24 to L3301 within 200 mil.
The distance from L3301 to C3347 within 200 mil.


33/34 pin ground pad
need ground via



CLKREQ_GLAN#, PCIE_WAKE#
should be PU on the host side

310 close to pin 23
for SWR mode

R1.2_15 TXC Suggest





X3301: 25MHZ +/-30ppm/10pF (3225)

1st: P/N:07G010272501 TXC/7V2500001 1

2nd: P/N:07G010952500 HOSONIC/E3FB25

Realtek suggests 3V_LAN raise time >1ms






LAN Connector



J3402 LAN Jack

1st Source: PIN:12014-00161700 FOXCONN/JM361 1-NS640003-7H


2nd Source: PIN:12014-00035500 SINGA TRON/ZRJ1648-000111F



D3401,D3402 ESD Diode


1st Source: PIN:07024-00200200 AMAZING/AZC099-04SP .R7G


2nd Source: PIN:07024-00710000 NXP/PUSB2K4D




GND_LAN_T 上禁止加任何零件

2012/2/16 EMI










To solve the background noise while making a call connecting to an active speaker and system entry into E3/E4/E5 without using power.

Headphone&MIC


HP & MIC Connector



Please refer to pin 10





NGFF_SSD





CR I/O Conn. (MB)



Main Board



CardReader PWR





CR Socket











R1.0_011 Add EMI Solution




LPC Debug Port



2016.03.21 N key Design



For EMI






DP Repeater_PS8330B



R2.0_30 reference Parade Design Circuit PS83308

Fix MiniDP to HDMI Dongle No Display Issue





[illegible]

Temp.	Resistor
75	2kOhm
90	7.3kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm

reserve for
power noise

[illegible]




SATA Connector		
Pin	ref	Note
P15	NC	
P16	NC	
P13	NC	
P12	Ground	
P11	NC	
P10	Ground	
P9	+5V	power
P8	+5V	
P7	+5V	
P6	Ground	
P5	Ground	
P4	Ground	
P3	Device	Impedance 80Ω
P2	+5V	power
P1	+5V	
S7	Ground	
S6	SATA_RX_P	Differential Pairs, Impedance 80Ω
S5	SATA_RX_N	Differential Pairs, Impedance 80Ω
S4	Ground	
S3	SATA_TX_N	Differential Pairs, Impedance 80Ω
S2	SATA_TX_P	Differential Pairs, Impedance 80Ω
S1	Ground	






20 pin HDD Board connector		
Pin	ref	Note
pin1	Ground	
pin2	NC	
pin3	+5V	power
pin4	+5V	
pin5	+5V	
pin6	+5V	
pin7	NC	
pin8	Ground	
pin9	Device	Impedance 80Ω
pin10	NC	
pin11	+5V	power
pin12	+5V	
pin13	NC	
pin14	Ground	
pin15	SATA_RX_P	Differential Pairs, Impedance 80Ω
pin16	SATA_RX_N	Differential Pairs, Impedance 80Ω
pin17	Ground	
pin18	SATA_TX_N	Differential Pairs, Impedance 80Ω
pin19	SATA_TX_P	Differential Pairs, Impedance 80Ω
pin20	Ground	

USB3.0 EMI-Protection

12/10/21
L5301, L5302, L5307, L5308
09G0902004000




USB2.0 EMI-Protection



RL1-02


NGFF M.2 TYPE_E-KEY WIFI




WLAN PWR_+3V_NGFF_WLAN (Non-ISC T)

Support ADD Type Cloud Computing (ADDconnect)


WLAN PWR to +VDDIO




For EM




WLAN CLKREQ#



WLAN & BT ON



WLAN_Wake# Control




SCOPY BOOT










To switch WGL2, test, due to
 BT wake up to signal wake
 time 12.5ms
 WGL2, due to change to <17V, 14V
 BT wake up to signal wake
 12.5ms wake up

High active










Project which use the code used Atomistic should
 make sure that BT ON signal, don't, be high at
 BT/BT ON state to prevent leakage

15	WLAN_P1	WLAN_P1	WLAN_P1
16	WLAN_P2	WLAN_P2	WLAN_P2
17	WLAN_P3	WLAN_P3	WLAN_P3
18	WLAN_P4	WLAN_P4	WLAN_P4
19	WLAN_P5	WLAN_P5	WLAN_P5
20	WLAN_P6	WLAN_P6	WLAN_P6
21	WLAN_P7	WLAN_P7	WLAN_P7
22	WLAN_P8	WLAN_P8	WLAN_P8
23	WLAN_P9	WLAN_P9	WLAN_P9
24	WLAN_P10	WLAN_P10	WLAN_P10
25	WLAN_P11	WLAN_P11	WLAN_P11
26	WLAN_P12	WLAN_P12	WLAN_P12
27	WLAN_P13	WLAN_P13	WLAN_P13
28	WLAN_P14	WLAN_P14	WLAN_P14
29	WLAN_P15	WLAN_P15	WLAN_P15
30	WLAN_P16	WLAN_P16	WLAN_P16
31	WLAN_P17	WLAN_P17	WLAN_P17
32	WLAN_P18	WLAN_P18	WLAN_P18
33	WLAN_P19	WLAN_P19	WLAN_P19
34	WLAN_P20	WLAN_P20	WLAN_P20
35	WLAN_P21	WLAN_P21	WLAN_P21
36	WLAN_P22	WLAN_P22	WLAN_P22
37	WLAN_P23	WLAN_P23	WLAN_P23
38	WLAN_P24	WLAN_P24	WLAN_P24
39	WLAN_P25	WLAN_P25	WLAN_P25
40	WLAN_P26	WLAN_P26	WLAN_P26
41	WLAN_P27	WLAN_P27	WLAN_P27
42	WLAN_P28	WLAN_P28	WLAN_P28
43	WLAN_P29	WLAN_P29	WLAN_P29
44	WLAN_P30	WLAN_P30	WLAN_P30
45	WLAN_P31	WLAN_P31	WLAN_P31
46	WLAN_P32	WLAN_P32	WLAN_P32
47	WLAN_P33	WLAN_P33	WLAN_P33
48	WLAN_P34	WLAN_P34	WLAN_P34
49	WLAN_P35	WLAN_P35	WLAN_P35
50	WLAN_P36	WLAN_P36	WLAN_P36
51	WLAN_P37	WLAN_P37	WLAN_P37
52	WLAN_P38	WLAN_P38	WLAN_P38
53	WLAN_P39	WLAN_P39	WLAN_P39
54	WLAN_P40	WLAN_P40	WLAN_P40
55	WLAN_P41	WLAN_P41	WLAN_P41
56	WLAN_P42	WLAN_P42	WLAN_P42
57	WLAN_P43	WLAN_P43	WLAN_P43
58	WLAN_P44	WLAN_P44	WLAN_P44
59	WLAN_P45	WLAN_P45	WLAN_P45
60	WLAN_P46	WLAN_P46	WLAN_P46
61	WLAN_P47	WLAN_P47	WLAN_P47
62	WLAN_P48	WLAN_P48	WLAN_P48
63	WLAN_P49	WLAN_P49	WLAN_P49
64	WLAN_P50	WLAN_P50	WLAN_P50
65	WLAN_P51	WLAN_P51	WLAN_P51
66	WLAN_P52	WLAN_P52	WLAN_P52
67	WLAN_P53	WLAN_P53	WLAN_P53
68	WLAN_P54	WLAN_P54	WLAN_P54
69	WLAN_P55	WLAN_P55	WLAN_P55
70	WLAN_P56	WLAN_P56	WLAN_P56
71	WLAN_P57	WLAN_P57	WLAN_P57
72	WLAN_P58	WLAN_P58	WLAN_P58
73	WLAN_P59	WLAN_P59	WLAN_P59
74	WLAN_P60	WLAN_P60	WLAN_P60
75	WLAN_P61	WLAN_P61	WLAN_P61
76	WLAN_P62	WLAN_P62	WLAN_P62
77	WLAN_P63	WLAN_P63	WLAN_P63
78	WLAN_P64	WLAN_P64	WLAN_P64
79	WLAN_P65	WLAN_P65	WLAN_P65
80	WLAN_P66	WLAN_P66	WLAN_P66
81	WLAN_P67	WLAN_P67	WLAN_P67
82	WLAN_P68	WLAN_P68	WLAN_P68
83	WLAN_P69	WLAN_P69	WLAN_P69
84	WLAN_P70	WLAN_P70	WLAN_P70
85	WLAN_P71	WLAN_P71	WLAN_P71
86	WLAN_P72	WLAN_P72	WLAN_P72
87	WLAN_P73	WLAN_P73	WLAN_P73
88	WLAN_P74	WLAN_P74	WLAN_P74
89	WLAN_P75	WLAN_P75	WLAN_P75
90	WLAN_P76	WLAN_P76	WLAN_P76
91	WLAN_P77	WLAN_P77	WLAN_P77
92	WLAN_P78	WLAN_P78	WLAN_P78
93	WLAN_P79	WLAN_P79	WLAN_P79
94	WLAN_P80	WLAN_P80	WLAN_P80
95	WLAN_P81	WLAN_P81	WLAN_P81
96	WLAN_P82	WLAN_P82	WLAN_P82
97	WLAN_P83	WLAN_P83	WLAN_P83
98	WLAN_P84	WLAN_P84	WLAN_P84
99	WLAN_P85	WLAN_P85	WLAN_P85
100	WLAN_P86	WLAN_P86	WLAN_P86







R0.1-02 R0.1-27 R1.0-17








VCCST_PWRGD for PCH







2019-11-09 14:40 by ME



DC-IN Connector



Battery Connector




NSD1 0612 only change Fj/N
main source: 12017-00080000
2nd source: 12017-00080000

USB3.0 EMI-Protection




From PCB




USB2.0 EMI-Protection


R1-4-13-5




R1-4-13-5




USB Power_2.5A



07G214100031






07G214100031




USB3.0/USB 2.0 ESD-Protection





R1-4-13-5








R1.2_17 EMI Reserve 100pf to Gnd






**GPU POWER SEQUENCE CONTROL****PCI EXPRESS_Graphics
REVERSED Type PCIe X16**

For DMI









FBA Partition Memory (1 of 2)

MF=1 Mirror



FBA Partition Memory (2 of 2)

MF=0 Normal



R1.3-03 R1.2-05

USE GEOSYS FROM 128MB x 32 (512MB)

1st P/N:0308-00050500 HYUNDAI/GEOSYS/128 (8-dw) 32mp 1x 42


2nd P/N:0308-00050500 SAMSUNG/4541/325C+H33 32mp 8x8

3rd P/N:0308-00050500 Micron/EDW4328AG-80-F (8-dw) 32mp 8x8


GDS5 MODE SELECTION

MODE	MF	MF1	MF2
00	0	0	0
01	0	0	1
02	0	1	0
03	0	1	1
04	1	0	0
05	1	0	1
06	1	1	0
07	1	1	1

FBB Partition Memory (1 of 2)



FBF Partition Memory (2 of 2)



R1.3-02 R1.2-25

USE GDDR5 VRAM 128Mb x 32 (512Mb)

1st: PIN-03008-00030-100 HYNEXH5GC4HG4MFR-T2C (M-die) ,Strap: 0 x2

2nd: P/N:03008-00002000 SAMSUNG/W4G41325FC-HC03 ,Strap: 0x3


3rd: PIN:03008-00030400 Micron/EDW4032BAG-60-F (B-die) ,Strap: 0x4

GDD5 MODE SELECTION

Model	MF	GM(1)	GM(3)
10	1	1	0.000
20	1	0.000	0.000
40 (interval)	0.000	0.000	1
40 (interval)	0.000	0.000	0.000


FBC Partition Memory (1 of 2)

MF=1 Mirror



FBC Partition Memory (2 of 2)

MF=0 Normal



R1-3-02 R1-3-25

USE GEORIS VARI 03008 x 32 (512MB)

1st PIN 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI)

2nd PIN 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI)

3rd PIN 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI)


4th PIN 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI) 03008-00050000 (VARI)

GDD5 MODE SELECTION


MODE	MF	SW1	SW2
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Main Board


Channel A






Channel B



Channel C




Channel D










VRAM PWR_FBVDQ

Main Board



Near U7302










15.2.3 Unconnected Signals (NC)

The following guidelines apply to unused MIO pins:



- Power up all I/O pins
- Leave MIO data pins and clock pins floating



Skylake IMVP8 Power [For CPU]





+1.0VSUS [For PCH]



+VCCIO [For CPU]







請 check 整個網路 +12V GND total 並相對地電阻不得小於10kOhm


Adaptor Mode (M/F/F)						
	SS	CS	SS	SS2	SS	SS
PIE_ON	1	-	-	-	-	0
SS0SS0N_CS0	1	-	1	-	1	1
SS0SS0N_CS1	1	-	1	-	1	0
SS0SS0N_CS2	1	-	1	-	1	1
1SS0N_CS0	1	-	1	-	0	0
SS0SS0N_SS0	1	-	0	-	0	0
SS0SS0N_CS3	1	-	0	-	0	0

Battery Mode (BATT/PS)							
	BS	CS	ES	DS	AS	BS	ES with USB Charger
PS_ON	1	-	-	-	1	0	1
DISMODE_ON	1	-	-	1	0	0	0
SWRST_ON	1	-	-	0	0	0	0
EVTEST_ON	1	-	-	1	0	0	1
1.80V_ON	1	-	-	1	0	0	0
SUBC_PICK	1	-	-	0	0	0	0
SUBB_PICK	1	-	-	0	0	0	0




Load Switch






Adaptor select
total power = 90% ADP



Adaptor select			
PMIC PIN	FUNCTION	DESCRIPTION	DESCRIPTION
1	1.8V BAT	1.8V BAT	1.8V BAT
2	1.8V BAT	1.8V BAT	1.8V BAT
3	1.8V BAT	1.8V BAT	1.8V BAT
4	1.8V BAT	1.8V BAT	1.8V BAT
5	1.8V BAT	1.8V BAT	1.8V BAT
6	1.8V BAT	1.8V BAT	1.8V BAT
7	1.8V BAT	1.8V BAT	1.8V BAT
8	1.8V BAT	1.8V BAT	1.8V BAT
9	1.8V BAT	1.8V BAT	1.8V BAT
10	1.8V BAT	1.8V BAT	1.8V BAT
11	1.8V BAT	1.8V BAT	1.8V BAT
12	1.8V BAT	1.8V BAT	1.8V BAT
13	1.8V BAT	1.8V BAT	1.8V BAT
14	1.8V BAT	1.8V BAT	1.8V BAT
15	1.8V BAT	1.8V BAT	1.8V BAT
16	1.8V BAT	1.8V BAT	1.8V BAT
17	1.8V BAT	1.8V BAT	1.8V BAT
18	1.8V BAT	1.8V BAT	1.8V BAT
19	1.8V BAT	1.8V BAT	1.8V BAT
20	1.8V BAT	1.8V BAT	1.8V BAT
21	1.8V BAT	1.8V BAT	1.8V BAT
22	1.8V BAT	1.8V BAT	1.8V BAT
23	1.8V BAT	1.8V BAT	1.8V BAT
24	1.8V BAT	1.8V BAT	1.8V BAT
25	1.8V BAT	1.8V BAT	1.8V BAT
26	1.8V BAT	1.8V BAT	1.8V BAT
27	1.8V BAT	1.8V BAT	1.8V BAT
28	1.8V BAT	1.8V BAT	1.8V BAT
29	1.8V BAT	1.8V BAT	1.8V BAT
30	1.8V BAT	1.8V BAT	1.8V BAT
31	1.8V BAT	1.8V BAT	1.8V BAT
32	1.8V BAT	1.8V BAT	1.8V BAT
33	1.8V BAT	1.8V BAT	1.8V BAT
34	1.8V BAT	1.8V BAT	1.8V BAT
35	1.8V BAT	1.8V BAT	1.8V BAT
36	1.8V BAT	1.8V BAT	1.8V BAT
37	1.8V BAT	1.8V BAT	1.8V BAT
38	1.8V BAT	1.8V BAT	1.8V BAT
39	1.8V BAT	1.8V BAT	1.8V BAT
40	1.8V BAT	1.8V BAT	1.8V BAT
41	1.8V BAT	1.8V BAT	1.8V BAT
42	1.8V BAT	1.8V BAT	1.8V BAT
43	1.8V BAT	1.8V BAT	1.8V BAT
44	1.8V BAT	1.8V BAT	1.8V BAT
45	1.8V BAT	1.8V BAT	1.8V BAT
46	1.8V BAT	1.8V BAT	1.8V BAT
47	1.8V BAT	1.8V BAT	1.8V BAT
48	1.8V BAT	1.8V BAT	1.8V BAT
49	1.8V BAT	1.8V BAT	1.8V BAT
50	1.8V BAT	1.8V BAT	1.8V BAT
51	1.8V BAT	1.8V BAT	1.8V BAT
52	1.8V BAT	1.8V BAT	1.8V BAT
53	1.8V BAT	1.8V BAT	1.8V BAT
54	1.8V BAT	1.8V BAT	1.8V BAT
55	1.8V BAT	1.8V BAT	1.8V BAT
56	1.8V BAT	1.8V BAT	1.8V BAT
57	1.8V BAT	1.8V BAT	1.8V BAT
58	1.8V BAT	1.8V BAT	1.8V BAT
59	1.8V BAT	1.8V BAT	1.8V BAT
60	1.8V BAT	1.8V BAT	1.8V BAT
61	1.8V BAT	1.8V BAT	1.8V BAT
62	1.8V BAT	1.8V BAT	1.8V BAT
63	1.8V BAT	1.8V BAT	1.8V BAT
64	1.8V BAT	1.8V BAT	1.8V BAT
65	1.8V BAT	1.8V BAT	1.8V BAT
66	1.8V BAT	1.8V BAT	1.8V BAT
67	1.8V BAT	1.8V BAT	1.8V BAT
68	1.8V BAT	1.8V BAT	1.8V BAT
69	1.8V BAT	1.8V BAT	1.8V BAT
70	1.8V BAT	1.8V BAT	1.8V BAT
71	1.8V BAT	1.8V BAT	1.8V BAT
72	1.8V BAT	1.8V BAT	1.8V BAT
73	1.8V BAT	1.8V BAT	1.8V BAT
74	1.8V BAT	1.8V BAT	1.8V BAT
75	1.8V BAT	1.8V BAT	1.8V BAT
76	1.8V BAT	1.8V BAT	1.8V BAT
77	1.8V BAT	1.8V BAT	1.8V BAT
78	1.8V BAT	1.8V BAT	1.8V BAT
79	1.8V BAT	1.8V BAT	1.8V BAT
80	1.8V BAT	1.8V BAT	1.8V BAT
81	1.8V BAT	1.8V BAT	1.8V BAT
82	1.8V BAT	1.8V BAT	1.8V BAT
83	1.8V BAT	1.8V BAT	1.8V BAT
84	1.8V BAT	1.8V BAT	1.8V BAT
85	1.8V BAT	1.8V BAT	1.8V BAT
86	1.8V BAT	1.8V BAT	1.8V BAT
87	1.8V BAT	1.8V BAT	1.8V BAT
88	1.8V BAT	1.8V BAT	1.8V BAT
89	1.8V BAT	1.8V BAT	1.8V BAT
90	1.8V BAT	1.8V BAT	1.8V BAT
91	1.8V BAT	1.8V BAT	1.8V BAT
92	1.8V BAT	1.8V BAT	1.8V BAT
93	1.8V BAT	1.8V BAT	1.8V BAT
94	1.8V BAT	1.8V BAT	1.8V BAT
95	1.8V BAT	1.8V BAT	1.8V BAT
96	1.8V BAT	1.8V BAT	1.8V BAT
97	1.8V BAT	1.8V BAT	1.8V BAT
98	1.8V BAT	1.8V BAT	1.8V BAT
99	1.8V BAT	1.8V BAT	1.8V BAT
100	1.8V BAT	1.8V BAT	1.8V BAT

HW Throttle




AC limit = 100% ADP
Bat limit = byte 7 x 1.7


Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR0001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
PR0002	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert


What's New




+NVVDD [For DGPU]



+NVVDD [For DGPU]



+NVVDDS [For DGPU]




PT930® 請放置 FU9301 旁;並請放置Trace 上!



+1.5VS

AC-IN Mode



AC-IN Mode

